Changeset 1707 in CLRX


Ignore:
Timestamp:
Nov 13, 2015, 11:03:16 PM (5 years ago)
Author:
matszpk
Message:

CLRadeonExtender: SOP2 instruction list updates: added GCN 1.0/1.1 and GCN 1.2 opcodes.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • CLRadeonExtender/trunk/doc/GcnInstrsSop2.md

    r1706 r1707  
    9494#### S_AND_B32
    9595
    96 Opcode: 14 (0xe)
     96Opcode: 14 (0xe) for GCN 1.0/1.1; 12 (0xc) for GCN 1.2
    9797Syntax: S_AND_B32 SDST, SSRC0, SSRC1 
    9898Description: Do bitwise AND operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    106106#### S_AND_B64
    107107
    108 Opcode: 15 (0xf)
     108Opcode: 15 (0xf) for GCN 1.0/1.1; 13 (0xd) for GCN 1.2
    109109Syntax: S_AND_B64 SDST(2), SSRC0(2), SSRC1(2) 
    110110Description: Do bitwise AND operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    118118#### S_ANDN2_B32
    119119
    120 Opcode: 20 (0x14)
     120Opcode: 20 (0x14) for GCN 1.0/1.1; 18 (0x12) for GCN 1.2
    121121Syntax: S_ANDN2_B32 SDST, SSRC0, SSRC1 
    122122Description: Do bitwise AND operation on SSRC0 and negated SSRC1 and store it to SDST,
     
    130130#### S_ANDN2_B64
    131131
    132 Opcode: 21 (0x15)
     132Opcode: 21 (0x15) for GCN 1.0/1.1; 19 (0x13) for GCN 1.2
    133133Syntax: S_ANDN2_B64 SDST(2), SSRC0(2), SSRC1(2) 
    134134Description: Do bitwise AND operation on SSRC0 and bitwise negated SSRC1 and store
     
    143143#### S_ASHR_I32
    144144
    145 Opcode: 34 (0x22)
     145Opcode: 34 (0x22) for GCN 1.0/1.1; 32 (0x20) for GCN 1.2 
    146146Syntax: S_ASHR_I32 SDST, SSRC0, SSRC1 
    147147Description: Arithmetic shift to right SSRC0 by (SSRC1&31) bits and store result into SDST.
     
    155155#### S_ASHR_I64
    156156
    157 Opcode: 35 (0x23)
     157Opcode: 35 (0x23) for GCN 1.0/1.1; 33 (0x21) for GCN 1.2
    158158Syntax: S_ASHR_I64 SDST(2), SSRC0(2), SSRC1 
    159159Description: Arithmetic Shift to right SSRC0 by (SSRC1&63) bits and store result into SDST.
     
    167167
    168168#### S_BFE_I32
    169 Opcode: 40 (0x28) 
     169
     170Opcode: 40 (0x28) for GCN 1.0/1.1; 38 (0x26) for GCN 1.2 
    170171Syntax: S_BFE_I32 SDST, SSRC0, SSRC1 
    171172Description: Extracts bits in SSRC0 from range (SSRC1&31) with length ((SSRC1>>16)&0x7f)
     
    186187
    187188#### S_BFE_U32
    188 Opcode: 39 (0x27) 
     189
     190Opcode: 39 (0x27) for GCN 1.0/1.1; 37 (0x25) for GCN 1.2 
    189191Syntax: S_BFE_U32 SDST, SSRC0, SSRC1 
    190192Description: Extracts bits in SSRC0 from range (SSRC1&31) with length ((SSRC1>>16)&0x7f).
     
    204206
    205207#### S_BFE_I64
    206 Opcode: 42 (0x2a) 
     208
     209Opcode: 42 (0x2a) for GCN 1.0/1.1; 40 (0x28) for GCN 1.2 
    207210Syntax: S_BFE_I64 SDST, SSRC0, SSRC1 
    208211Description: Extracts bits in SSRC0 from range (SSRC1&63) with length ((SSRC1>>16)&0x7f)
     
    223226
    224227#### S_BFE_U64
    225 Opcode: 41 (0x29) 
     228
     229Opcode: 41 (0x29) for GCN 1.0/1.1; 39 (0x27) for GCN 1.2 
    226230Syntax: S_BFE_U64 SDST(2), SSRC0(2), SSRC1 
    227231Description: Extracts bits in SSRC0 from range (SSRC1&63) with length ((SSRC1>>16)&0x7f).
     
    242246
    243247#### S_BFM_B32
    244 Opcode: 36 (0x24)
     248
     249Opcode: 36 (0x24) for GCN 1.0/1.1; 34 (0x22) for GCN 1.2 
    245250Syntax: S_BFM_B32 SDST, SSRC0, SSRC1 
    246251Description: Make 32-bit bitmask from (SSRC1 & 31) bit that have length (SSRC0 & 31) and
     
    252257
    253258#### S_BFM_B64
    254 Opcode: 37 (0x25)
     259
     260Opcode: 37 (0x25) for GCN 1.0/1.1; 35 (0x23) for GCN 1.2 
    255261Syntax: S_BFM_B64 SDST(2), SSRC0, SSRC1 
    256262Description: Make 64-bit bitmask from (SSRC1 & 63) bit that have length (SSRC0 & 63) and
     
    285291#### S_LSHL_B32
    286292
    287 Opcode: 30 (0x1e)
     293Opcode: 30 (0x1e) for GCN 1.0/1.1; 28 (0x1c) for GCN 1.2 
    288294Syntax: S_LSHL_B32 SDST, SSRC0, SSRC1 
    289295Description: Shift to left SSRC0 by (SSRC1&31) bits and store result into SDST.
     
    297303#### S_LSHL_B64
    298304
    299 Opcode: 31 (0x1f)
     305Opcode: 31 (0x1f) for GCN 1.0/1.1; 29 (0x1d) for GCN 1.2 
    300306Syntax: S_LSHL_B64 SDST(2), SSRC0(2), SSRC1 
    301307Description: Shift to left SSRC0 by (SSRC1&63) bits and store result into SDST.
     
    310316#### S_LSHR_B32
    311317
    312 Opcode: 32 (0x20)
     318Opcode: 32 (0x20) for GCN 1.0/1.1; 30 (0x1e) for GCN 1.2 
    313319Syntax: S_LSHR_B32 SDST, SSRC0, SSRC1 
    314320Description: Shift to right SSRC0 by (SSRC1&31) bits and store result into SDST.
     
    322328#### S_LSHR_B64
    323329
    324 Opcode: 33 (0x21)
     330Opcode: 33 (0x21) for GCN 1.0/1.1; 31 (0x1f) for GCN 1.2 
    325331Syntax: S_LSHR_B64 SDST(2), SSRC0(2), SSRC1 
    326332Description: Shift to right SSRC0 by (SSRC1&63) bits and store result into SDST.
     
    335341#### S_MAX_I32
    336342
    337 Opcode: 8 (0x9)
     343Opcode: 8 (0x8) 
    338344Syntax: S_MIN_I32 SDST, SSRC0, SSRC1 
    339345Description: Choose largest signed value value from SSRC0 and SSRC1 and store its into SDST,
     
    359365#### S_MIN_I32
    360366
    361 Opcode: 6 (0x6)
     367Opcode: 6 (0x6) 
    362368Syntax: S_MIN_I32 SDST, SSRC0, SSRC1 
    363369Description: Choose smallest signed value value from SSRC0 and SSRC1 and store its into SDST,
     
    382388
    383389#### S_MUL_I32
    384 Opcode: 38 (0x26)
     390
     391Opcode: 38 (0x26) for GCN 1.0/1.1; 36 (0x24) for GCN 1.2 
    385392Syntax: S_MUL_I32 SDST, SSRC0, SSRC1
    386393Description: Multiply SSRC0 and SSRC1 and store result into SDST. Do not change SCC. 
     
    392399#### S_NAND_B32
    393400
    394 Opcode: 24 (0x18)
     401Opcode: 24 (0x18) for GCN 1.0/1.1; 22 (0x16) for GCN 1.2
    395402Syntax: S_NAND_B32 SDST, SSRC0, SSRC1 
    396403Description: Do bitwise NAND operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    404411#### S_NAND_B64
    405412
    406 Opcode: 25 (0x19)
     413Opcode: 25 (0x19) for GCN 1.0/1.1; 23 (0x17) for GCN 1.2
    407414Syntax: S_NAND_B64 SDST(2), SSRC0(2), SSRC1(2) 
    408415Description: Do bitwise NAND operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    416423#### S_NOR_B32
    417424
    418 Opcode: 26 (0x1a)
     425Opcode: 26 (0x1a) for GCN 1.0/1.1; 24 (0x18) for GCN 1.2
    419426Syntax: S_NOR_B32 SDST, SSRC0, SSRC1 
    420427Description: Do bitwise NOR operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    428435#### S_NOR_B64
    429436
    430 Opcode: 27 (0x1b)
     437Opcode: 27 (0x1b) for GCN 1.0/1.1; 25 (0x19) for GCN 1.2
    431438Syntax: S_NOR_B64 SDST(2), SSRC0(2), SSRC1(2) 
    432439Description: Do bitwise NOR operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    440447#### S_OR_B32
    441448
    442 Opcode: 16 (0x10)
     449Opcode: 16 (0x10) for GCN 1.0/1.1; 14 (0xe) for GCN 1.2
    443450Syntax: S_OR_B32 SDST, SSRC0, SSRC1 
    444451Description: Do bitwise OR operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    452459#### S_OR_B64
    453460
    454 Opcode: 17 (0x11)
     461Opcode: 17 (0x11) for GCN 1.0/1.1; 15 (0xf) for GCN 1.2
    455462Syntax: S_OR_B64 SDST(2), SSRC0(2), SSRC1(2) 
    456463Description: Do bitwise OR operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    464471#### S_ORN2_B32
    465472
    466 Opcode: 22 (0x16)
     473Opcode: 22 (0x16) for GCN 1.0/1.1; 20 (0x14) for GCN 1.2
    467474Syntax: S_ORN2_B32 SDST, SSRC0, SSRC1 
    468475Description: Do bitwise OR operation on SSRC0 and negated SSRC1 and store it to SDST,
     
    476483#### S_ORN2_B64
    477484
    478 Opcode: 23 (0x17)
     485Opcode: 23 (0x17) for GCN 1.0/1.1; 21 (0x15) for GCN 1.2
    479486Syntax: S_ORN2_B64 SDST(2), SSRC0(2), SSRC1(2) 
    480487Description: Do bitwise OR operation on SSRC0 and negated SSRC1 and store it to SDST,
     
    528535#### S_XNOR_B32
    529536
    530 Opcode: 28 (0x1c)
     537Opcode: 28 (0x1c) for GCN 1.0/1.1; 26 (0x1a) for GCN 1.2
    531538Syntax: S_XNOR_B32 SDST, SSRC0, SSRC1 
    532539Description: Do bitwise XNOR operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    540547#### S_XNOR_B64
    541548
    542 Opcode: 29 (0x1d)
     549Opcode: 29 (0x1d) for GCN 1.0/1.1; 27 (0x1b) for GCN 1.2
    543550Syntax: S_XNOR_B64 SDST(2), SSRC0(2), SSRC1(2) 
    544551Description: Do bitwise XNOR operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    552559#### S_XOR_B32
    553560
    554 Opcode: 18 (0x12)
     561Opcode: 18 (0x12) for GCN 1.0/1.1; 16 (0x10) for GCN 1.2
    555562Syntax: S_XOR_B32 SDST, SSRC0, SSRC1 
    556563Description: Do bitwise XOR operation on SSRC0 and SSRC1 and store it to SDST, and store
     
    564571#### S_XOR_B64
    565572
    566 Opcode: 19 (0x13)
     573Opcode: 19 (0x13) for GCN 1.0/1.1; 17 (0x11) for GCN 1.2
    567574Syntax: S_XOR_B64 SDST(2), SSRC0(2), SSRC1(2) 
    568575Description: Do bitwise XOR operation on SSRC0 and SSRC1 and store it to SDST, and store
Note: See TracChangeset for help on using the changeset viewer.