Version 5 (modified by matszpk, 6 years ago) (diff) |
---|
Change Log
CLRadeonExtender 0.1.4r1:
- fixed code operation in SMRD and SMEM instructions
- fixed parsing symbol register ranges begins from 'exec', 'vcc', 'tma', ...
- checking end of line at parsing symbol and regvar register ranges
CLRadeonExtender 0.1.4:
- add AMD RX VEGA support (GCN 1.4/VEGA)
- add symbol scopes
- add support for 32-bit AMD OpenCL 2.0 binaries
- update GPU device ids to latest drivers
- add Ellesmere and Baffin support for AMD OpenCL 1.2 binaries
- add support for LLVM 3.9, LLVM 4.0 and Mesa3D 17.0
- add new options to clrxasm (--llvmVersion)
- add GCN 1.2 instruction set documentation
- add new SMEM instruction (s_buffer_atomics)
- add GDS segment size to AMD OpenCL 2.0 binaries
- add code of samples for GCN 1.2
- add option to use old AMD OpenCL 1.2 binary format into samples
- add editor's syntax (NotePad?++, Kate, Gedit, VIM)
- minor fixes in GCN assembler
- add modifier's parametrization
- add options to control case-sensitiviness in macro names
- fixed handling AMDOCL names for 32-bit Windows environment
- add installation rules for AMDGPU-PRO drivers (OpenSUSE and Ubuntu)
- add new pseudo-ops '.get_64bit', '.get_arch', '.get_format', '.get_gpu'
- add autodetection for LLVM and Mesa3D version
- find correct AMDOCL, MesaOCL and llvm-config at runtime
CLRadeonExtender 0.1.3:
- ROCm binary format support
- fixed '.format' pseudo-op
- fixed resolving variables in some specific cases
- fixed handling AmdCL2 format for device type later than GCN.1.1
- small fixes in documentation
- fixed disassemblying s_waitcnt
- fixed handling floating point literals in assembler and compatibility mode (bugFP)
- ARMv8 (AArch64) architecture support
- Android support
CLRadeonExtender 0.1.2:
- AMD OpenCL 2.0 support
- 64-bit Gallium binary format support
- support for new closed Linux and Windows drivers
- new samples
- documentation for OpenCL 2.0 support (includes ABI)
- documentation for GCN ISA FLAT encoding
- lit() specifier to distinguish literal and inline constant
- alternate macro syntax
- correct counting registers for automatic configuration
- fixed handling of conditionals and macro pseudo-ops
- disassembler can dump configuration in user-friendly form
CLRadeonExtender 0.1.1:
- support for Windows
- register ranges, and symbol's of register ranges
- GCN ISA documentation
- fixed AMD Catalyst and Gallium compute binary generator
- fixed clrxasm
CLRadeonExtender 0.1:
- first published version